From dfbf83a9a42907063aa5b3789f1ce9606de32e84 Mon Sep 17 00:00:00 2001
From: James Barnett <noreply@jamesbarnett.xyz>
Date: Thu, 28 Jun 2018 21:38:42 +0100
Subject: Add register flags and set from LDHL SP,n op

---
 src/main/kotlin/cpu/Registers.kt | 32 ++++++++++++++++++++++++++++++++
 1 file changed, 32 insertions(+)

(limited to 'src/main/kotlin/cpu/Registers.kt')

diff --git a/src/main/kotlin/cpu/Registers.kt b/src/main/kotlin/cpu/Registers.kt
index 70c7f06..54539a8 100644
--- a/src/main/kotlin/cpu/Registers.kt
+++ b/src/main/kotlin/cpu/Registers.kt
@@ -131,4 +131,36 @@ class Registers {
     return currentSP
   }
 
+  fun getFlag(flag: Flag): Int {
+    return (F shr flag.bitPosition) and 0x01
+  }
+
+  fun setFlag(flag: Flag) {
+    F = F or (1 shl flag.bitPosition)
+  }
+
+  fun clearFlag(flag: Flag) {
+    F = F and (1 shl flag.bitPosition).inv()
+  }
+
+  fun setFlagFromBool(flag: Flag, isSet: Boolean) {
+    if(isSet) {
+      setFlag(flag)
+    }
+    else {
+      clearFlag(flag)
+    }
+  }
+
+  fun clearFlags() {
+    F = 0x00
+  }
+
+  enum class Flag(val bitPosition: Int) {
+    ZERO(7),
+    SUBTRACT(6),
+    HALF_CARRY(5),
+    CARRY(4),
+  }
+
 }
\ No newline at end of file
-- 
cgit v1.2.3